ddr	Register	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	R/W	Initial Value
00	DISPCNT	Window Display Flag			Display Flag					Forced Blank	OBJ Map Format	OBJ Hoff	Frame Buffer No.	CGB mode	BG Mode			R/W	0080h
		OBJ	WIN1	WIN0	OBJ	BG3	BG2	BG1	BG0										
04	DISPSTAT	V Count Setting								-	-	V counter Match Interrupt	HBlank Interrupt	VBlank Interrupt	V Counter Eval.	HBlank Status	VBlank Status	R/W	0000h
06	VCOUNT	-	-	-	-	-	-	-	-	V Counter Value								R	0000h
08	BG0CNT	Size		-	Screen Base Block					Color Mode	Mosaic	0	0	Character Base Block		Priority		R/W	0000h
0A	BG1CNT	Size		-	Screen Base Block					Color Mode	Mosaic	0	0	Character Base Block		Priority		R/W	0000h
0C	BG2CNT	Size		Area Overflow	Screen Base Block					Color Mode	Mosaic	0	0	Character Base Block		Priority		R/W	0000h
0E	BG3CNT	Size		Area Overflow	Screen Base Block					Color Mode	Mosaic	0	0	Character Base Block		Priority		R/W	0000h
10	BG0HOFS	-	-	-	-	-	-	-	Horizontal Offset									W	0000h
12	BG0VOFS	-	-	-	-	-	-	-	Vertical Offset									W	0000h
14	BG1HOFS	-	-	-	-	-	-	-	Horizontal Offset									W	0000h
16	BG1VOFS	-	-	-	-	-	-	-	Vertical Offset									W	0000h
18	BG2HOFS	-	-	-	-	-	-	-	Horizontal Offset									W	0000h
1A	BG2VOFS	-	-	-	-	-	-	-	Vertical Offset									W	0000h
1C	BG3HOFS	-	-	-	-	-	-	-	Horizontal Offset									W	0000h
1E	BG3VOFS	-	-	-	-	-	-	-	Vertical Offset									W	0000h
20	BG2PA																	W	0100h
22	BG2PB	dmx: Distance moved Along next line in x direction																W	0000h
24	BG2PC	dy: Distance moved Along same line in y direction																W	0100h
26	BG2PD	dmy: Distance moved Along next line in y direction																W	0000h

©1999-2001 Nintendo of America Inc.

ddr	Register	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	R/W	Initial Value
28	BG2X_L	x-Coordinate of reference Starting point (rotation/scaling results)																W	0000h
2A	BG2X_H	-	-	-	-	x-Coordinate of reference Starting point (rotation/scaling results)												W	0000h
2C	BG2Y_L	y-Coordinate of reference Starting point (rotation/scaling results)																W	0000h
2E	BG2Y_H	-	-	-	-	y-Coordinate of reference Starting point (rotation/scaling results)												W	0000h
30	BG3PA	dx: Distance moved Along same line in x direction																W	0100h
32	BG3PB	dmx: Distance moved Along next line in x direction																W	0000h
34	BG3PC	dy: Distance moved Along same line in y direction																W	0000h
36	BG3PD	dmy: Distance moved Along next line in y direction																W	0100h
38	BG3X_L	x-Coordinate of reference Starting point (rotation/scaling results)																W	0000h
3A	BG3X_H	-	-	-	-	x-Coordinate of reference Starting point (rotation/scaling results)												W	0000h
3C	BG3Y_L	y-Coordinate of reference Starting point (rotation/scaling results)																W	0000h
3E	BG3Y_H	-	-	-	-	y-Coordinate of reference Starting point (rotation/scaling results)												W	0000h
40	WIN0H	Window 0 upper- left x-Coordinate								Window 0 lower- right x-Coordinate								W	0000h
42	WIN1H	Window 1 upper- left x-Coordinate								Window 1 lower- right x-Coordinate								W	0000h
44	WIN0V	Window 0 upper- left y-Coordinate								Window 0 lower- right y-Coordinate								W	0000h
46	WIN1V	Window 1 upper- left y-Coordinate								Window 1 lower- right y-Coordinate								W	0000h
48	WININ	-	-	Control for Inside of Window 1						-	-	Control for Inside of Window 0						R/W	0000h
				Special Effects	OBJ	BG3	BG2	BG1	BG0			Special Effects	OBJ	BG3	BG2	BG1	BG0		
4A	WINOUT	-	-	OBJ Window Control						-	-	Control for Outside of Windows 0 And 1						R/W	0000h
				Special Effects	OBJ	BG3	BG2	BG1	BG0			Special Effects	OBJ	BG3	BG2	BG1	BG0		

©1999-2001 Nintendo of America Inc.

ddr	Register	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	R/W	Initial Value
4C	MOSAIC	OBJ Mosaic Vertical Size				OBJ Mosaic Horizontal Size				BG Mosaic Vertical Size				BG Mosaic Horizontal Size				W	0000h
50	BLDCNT	-	-	2nd target pixel BD	2nd target pixel OBJ	2nd target pixel BG3	2nd target pixel BG2	2nd target pixel BG1	2nd target pixel BG0	Type of Color Special Effect		1st target pixel BD	1st target pixel OBJ	1st target pixel BG3	1st target pixel BG2	1st target pixel BG1	1st target pixel BG0	R/W	0000h
52	BLDALPHA	-	-	-	Color Special Effect Coefficient EVB					-	-	-	Color Special Effect Coefficient EVA					R/W	0000h
54	BLDY	-	-	-	-	-	-	-	-	-	-	-	Color Special Effect Coefficient EVY					W	0000h
60	SOUND1CNT_L	-	-	-	-	-	-	-	-	NR10								R/W	0000h
62	SOUND1CNT_H	NR12								NR11								R/W	0000h
64	SOUND1CNT_X	NR14								NR13								R/W	0000h
68	SOUND2CNT_L	NR22								NR21								R/W	0000h
6C	SOUND2CNT_H	NR24								NR23								R/W	0000h
70	SOUND3CNT_L	-	-	-	-	-	-	-	-	NR30								R/W	0000h
72	SOUND3CNT_H	NR32								NR31								R/W	0000h
74	SOUND3CNT_X	NR34								NR33								R/W	0000h
78	SOUND4CNT_L	NR42								NR41								R/W	0000h
7C	SOUND4CNT_H	NR44								NR43								R/W	0000h
80	SOUNDCNT_L	NR51								NR50								R/W	
82	SOUNDCNT_H	Direct Sound B FIFO B reset	Direct Sound B TIMER	Direct Sound B L Output	Direct Sound B R Output	Direct Sound A FIFO A reset	Direct Sound A TIMER	Direct Sound A L Output	Direct Sound A R Output	-	-	-	-	DSB Output Ratio	DSA Output Ratio	Sound 1-4 Mix Ratio		R/W	0000h
84	SOUNDCNT_X	-	-	-	-	-	-	-	-	NR52								R/W	0000h
88	SOUNDBIAS	PWM modulation resolution		-	-	-	-	Bias Level										R/W	0000h

©1999-2001 Nintendo of America Inc.

ddr	Register	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	R/W	Initial Value
90	WAVE_RAM 0_L	Step 2				Step 3				Step 0				Step 1				R/W	-
92	WAVE_RAM 0_H	Step 6				Step 7				Step 4				Step 5				R/W	-
94	WAVE_RAM 1_L	Step 10				Step 11				Step 8				Step 9				R/W	-
96	WAVE_RAM 1_H	Step 14				Step 15				Step 12				Step 13				R/W	-
98	WAVE_RAM 2_L	Step 18				Step 19				Step 16				Step 17				R/W	-
9A	WAVE_RAM 2_H	Step 22				Step 23				Step20				Step 21				R/W	-
9C	WAVE_RAM 3_L	Step 26				Step 27				Step 24				Step 25				R/W	-
9E	WAVE_RAM 3_H	Step 30				Step 31				Step 28				Step 29				R/W	-
A0	FIFO_A_L	Sound Data 1								Sound Data0								W	-
A2	FIFO_A_H	Sound Data 3								Sound Data2								W	-
A4	FIFO_B_L	Sound Data 1								Sound Data 0								W	-
A6	FIFO_B_H	Sound Data 3								Sound Data 2								W	-
B0	DMA0SAD_L	DMA 0 Source Address																W	0000h
B2	DMA0SAD_H	-	-	-	-	-	DMA 0 Source Address											W	0000h
B4	DMA0DAD_L	DMA 0 Destination Address																W	0000h
B6	DMA0DAD_H	-	-	-	-	-	DMA 0 Destination Address											W	0000h
B8	DMA0CNT_L	-	-	Word Count														W	
BA	DMA0CNT_H	DMA 0 Control																R/W	0000h
		Enable	Interrupt	Startup Timing		-	Transfer Width	Continuous	Source Address Control	Destination Address Control			-	-	-	-	-		

©1999-2001 Nintendo of America Inc.

ddr	Register	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	R/W	Initial-Value
BC	DMA1SAD_L	DMA 1 Source Address																W	0000h
BE	DMA1SAD_H	-	-	-	-	DMA 1 Source Address												W	0000h
C0	DMA1DAD_L	DMA 1 Destination Address																W	0000h
C2	DMA1DAD_H	-	-	-	-	-	DMA 1 Destination Address											W	0000h
C4	DMA1CNT_L	-	-	Word Count														W	
C6	DMA1CNT_H	DMA 1 Control																R/W	0000h
		Enable	Interrupt	Startup timing		-	Transfer Width	Continuous	Source Address Control		Destination Address Control		-	-	-	-	-		
C8	DMA2SAD_L	DMA 2 Source Address																W	0000h
CA	DMA2SAD_H	-	-	-	-	DMA 2 Source Address												W	0000h
CC	DMA2DAD_L	DMA 2 Destination Address																W	0000h
CE	DMA2DAD_H	-	-	-	-	-	DMA 2 Destination Address											W	0000h
D0	DMA2CNT_L	-	-	Word Count														W	
D2	DMA2CNT_H	DMA 2 Control																R/W	0000h
		Enable	Interrupt	Startup timing		-	Transfer Width	Continuous	Source Address Control		Destination Address Control		-	-	-	-	-		
D4	DMA3SAD_L	DMA 3 Source Address																W	0000h
D6	DMA3SAD_H	-	-	-	-	DMA 3 Source Address												W	0000h
D8	DMA3DAD_L	DMA 3 Destination Address																W	0000h
DA	DMA3DAD_H	-	-	-	-	DMA 3 Destination Address												W	0000h
DC	DMA3CNT_L	Word Count																W	0000h
DE	DMA3CNT_H	DMA 3Control																R/W	0000h
		Enable	Interrupt	Startup timing		DREQ	Transfer Width	Continuous	Source Address Control		Destination Address Control		-	-	-	-	-		

©1999-2001 Nintendo of America Inc.

ddr	Register	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	R/W	Initial-Value
100	TM0CNT_L	Timer 0 Setting																R/W	0000h
102	TM0CNT_H	Timer 0 Control																R/W	0000h
		-	-	-	-	-	-	-	-	Operation	Interrupt	-	-	-	Count Up Timing	Prescalar			
104	TM1CNT_L	Timer 1 Setting																R/W	0000h
106	TM1CNT_H	Timer 1 Control																R/W	0000h
		-	-	-	-	-	-	-	-	Operation	Interrupt	-	-	-	Count Up Timing	Prescalar			
108	TM2CNT_L	Timer 2 Setting																R/W	0000h
10A	TM2CNT_H	Timer 2 Control																R/W	0000h
		-	-	-	-	-	-	-	-	Operation	Interrupt	-	-	-	Count Up Timing	Prescalar			
10C	TM3CNT_L	Timer 3 Setting																R/W	0000h
10E	TM3CNT_H	Timer 3 Control																R/W	0000h
		-	-	-	-	-	-	-	-	Operation	Interrupt	-	-	-	Count Up Timing	Prescalar			

©1999-2001 Nintendo of America Inc.

ddr	Register	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	R/W	Initial-Value
20	SIODATA32_L(32bit Normal SIO), SIOMULTI0(Multi Play)	32Bit Normal SIO Communication Data and Multi-play Communication Data 0																R/W	0000h
22	SIODATA32_H(32bit Normal SIO), SIOMULTI1(Multi Play)	32Bit Normal SIO Communication Data and Multi-play Communication Data 1																R/W	0000h
24	SIOMULTI2	Multi-play Communication Data 2																R/W	0000h
26	SIOMULTI3	Multi-play Communication Data 3																R/W	0000h
28	SIOCNT	Port Control				SIO Control													
	Normal SIO Communication	-	Interrupt Enable	0	Transfer Bit Length	-	-	-	-	Start	-	-	-	Transfer Enable Flag Send	Transfer Enable Flag Receive	Shift Clock Freq.	Shift Clock	R/W	0000h
	Multi-play Communication	-	Interrupt Enable	1	0	-	-	-	-	Start (master) Busy (slave)	Communication Error	Multi-play ID		SD Terminal Monitor	SI Terminal Monitor	Baud Rate		R/W	0000h
	UART Communication	-	-	1	1	Receive Enable Flag	Send Enable Flag	Parity Enable Flag	FIFO Enable Flag	Data Length	Flag Error Flag	Receive Data Flag	Send Data Flag	Parity Control	CTS Flag	Baud Rate		R/W	0000h
2A	SIOMULTI_SEND (Multi Play)	Communication Data																	
	SIODATA8 (Normal SIO)	-	-	-	-	-	-	-	-	8Bit Normal SIO Communication Data								R/W	0000h
30	KEYINPUT	-	-	-	-	-	-	L	R	Down	Up	L	R	Start	Select	B	A	R/W	0000h
32	KEYCNT	Key Interrupt Control																	
		Interrupt Condi-tions	Interrupt Enable	-	-	-	-	L	R	Down	Up	L	R	Start	Select	B	A	R/W	0000h
34	RCNT	Communication Function Select		-	-	-	-	-	Interrupt Enable	Input/Output Select				Data Bit				R/W	0000h *
										SO	SI	SD	SC	SO	SI	SD	SC		

※The initial value for RCNT register is 0000h, but a user program starts after 8000h is set by a monitor ROM.

©1999-2001 Nintendo of America Inc.

ddr	Register	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	R/W	Initial-Value
140	JOYCNT	JOY Bus Communication Control																	
		-	-	-	-	-	-	-	-	-	Interrupt	-	-	-	Send Complete	Receive Complete	Device reset signal receive	R/W	0000h
150	JOY_RECV_L	JOY Bus Communication Receive Data 0																R/W	0000h
152	JOY_RECV_H	JOY Bus Communication Receive Data 1																R/W	0000h
154	JOY_TRANS_L	JOY Bus Communication Send Data 0																R/W	0000h
156	JOY_TRANS_H	JOY Bus Communication Send Data 1																R/W	0000h
158	JOYSTAT	JOY Bus Communication Receive Status																	
		-	-	-	-	-	-	-	-	-	-	General Purpose Flag		Send Status Flag	-	Receive Status Flag	-	R/W	0000h
200	IE	Interrupt Enable Flag																	
		-	-	Game Pak	Key	DMA 3	DMA 2	DMA 1	DMA 0	SIO	TMR3	TMR 2	TMR 1	TMR0	V Counter Match	H Blank	V Blank	R/W	0000h
202	IF	Interrupt Request Flag																	
		-	-	Game Pak	Key	DMA 3	DMA 2	DMA 1	DMA 0	SIO	TMR3	TMR 2	TMR 1	TMR0	V Counter Match	H Blank	V Blank	R/W	0000h
204	WAITCNT	Game Pak Type	Prefetch	-	PHI Terminal Output Control		Wait State 2 Wait Control			Wait State 1 Wait Control		Wait State 0 Wait Control				SRAM Wait Control		R/W	0000h
208	IME	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	InterruptMaster Flag	R/W	0000h

©1999-2001 Nintendo of America Inc.